default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDMarina Deng
Person information
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
2020 – today
- 2024
[c10]Ian O'Connor, Sara Mannaa, Alberto Bosio, Bastien Deveautour, Damien Deleruyelle, Tetiana Obukhova, Cédric Marchand, Jens Trommer, Çigdem Çakirlar, Bruno Neckel Wesling, Thomas Mikolajick, Oskar Baumgartner, Mischa Thesberg, David Pirker, Christoph Lenz, Zlatan Stanojevic, Markus Karner, Guilhem Larrieu, Sylvain Pelloquin, Konstantinous Moustakas, Jonas Müller, Giovanni Ansaloni, Alireza Amirshahi, David Atienza, Jean-Luc Rouas, Leila Ben Letaifa, Georgeta Bordeall, Charles Brazier, Chhandak Mukherjee, Marina Deng, Yifan Wang, Marc François, Houssem Rezgui
, Reveil Lucas, Cristell Maneux:
FVLLMONTI: The 3D Neural Network Compute Cube $(N^{2}C^{2})$ Concept for Efficient Transformer Architectures Towards Speech-to-Speech Translation. DATE 2024: 1-6- 2023
- [j2]C. Mukherjee, Djeber Guendouz, Marina Deng, H. Bertin, Antoine Bobin, Nicolas Vaissiere, Christophe Caillaud, Akshay M. Arabhavi, Rimjhim Chaudhary, Olivier Ostinelli, Colombo R. Bolognesi, Patrick Mounaix, Cristell Maneux:
SPICE Modeling in Verilog-A for Photo-Response in UTC-Photodiodes Targeting Beyond-5G Circuit Design. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 42(9): 3045-3052 (2023) - [j1]Nil Davy, Virginie Nodjiadjim, Muriel Riet, Colin Mismer, Marina Deng, Chhandak Mukherjee, Bertrand Ardouin, Cristell Maneux:
InP DHBT Analytical Modeling: Toward THz Transistors. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 42(11): 4102-4111 (2023) - [c9]Yifan Wang, Chhandak Mukherjee, Houssem Rezgui, Marina Deng, Cristell Maneux, Sara Mannaa, Ian O'Connor, Jonas Müller, Sylvain Pelloquin, Guilhem Larrieu:
Electrothermal modeling of junctionless vertical Si nanowire transistors for 3D logic circuit design. ESSDERC 2023: 57-60 - 2022
- [c8]Nil Davy, Marina Deng, Virginie Nodjiadjim, Chhandak Mukherjee, Muriel Riet, Colin Mismer, Jérémie Renaudier, Cristell Maneux:
InP DHBT test structure optimization towards 110 GHz characterization. ESSDERC 2022: 320-323 - [c7]Lucas Réveil, Chhandak Mukherjee, Cristell Maneux, Marina Deng, François Marc, Abhishek Kumar, Aurélie Lecestre, Guilhem Larrieu, Arnaud Poittevin, Ian O'Connor, Oskar Baumgartner, David Pirker:
Analysis of an Inverter Logic Cell based on 3D Vertical NanoWire Junction-Less Transistors. VLSI-SoC 2022: 1-2 - 2021
- [c6]Nil Davy, Virginie Nodjiadjim, Muriel Riet, Colin Mismer, Marina Deng, Chhandak Mukherjee, Jérémie Renaudier, Cristell Maneux:
0.4-μm InP/InGaAs DHBT with a 380-GHz ${f_{T}}$, > 600-GHz $f_{\max}$ and BVCE0 > 4.5 V. BCICTS 2021: 1-4 - [c5]Marina Deng, Chhandak Mukherjee, Nil Davy, Virginie Nodjiadjim, Muriel Riet, Colin Mismer, Jérémie Renaudier, Magali De Matos, Cristell Maneux:
InP DHBT Characterization up to 500 GHz and Compact Model Validation Towards THz Circuit Design. BCICTS 2021: 1-4 - [c4]Sébastien Fregonese, Chhandak Mukherjee, Holger Rücker, Pascal Chevalier, Gerhard Fischer, Didier Céli, Marina Deng, Marine Couret, François Marc, Cristell Maneux, Thomas Zimmer:
Electro-Thermal Limitations and Device Degradation of SiGe HBTs with Emphasis on Circuit Performance. BCICTS 2021: 1-7 - 2020
- [c3]Chhandak Mukherjee, Marina Deng, François Marc, Cristell Maneux, Arnaud Poittevin, Ian O'Connor, Sébastien Le Beux, Cédric Marchand, Abhishek Kumar, Aurélie Lecestre, Guilhem Larrieu:
3D Logic Cells Design and Results Based on Vertical NWFET Technology Including Tied Compact Model. VLSI-SOC 2020: 76-81 - [c2]Arnaud Poittevin, Chhandak Mukherjee, Ian O'Connor, Cristell Maneux, Guilhem Larrieu, Marina Deng, Sébastien Le Beux, François Marc, Aurélie Lecestre, Cédric Marchand, Abhishek Kumar:
3D Logic Cells Design and Results Based on Vertical NWFET Technology Including Tied Compact Model. VLSI-SoC (Selected Papers) 2020: 301-321 - [i1]C. Mukherjee, Marina Deng, François Marc, Cristell Maneux, Arnaud Poittevin, Ian O'Connor, Sébastien Le Beux, Abhishek Kumar, Aurélie Lecestre, Guilhem Larrieu:
3D logic cells design and results based on Vertical NWFET technology including tied compact model. CoRR abs/2005.14039 (2020)
2010 – 2019
- 2018
- [c1]D. Fadi, Wei Wei, Emiliano Pallecchi, M. Anderson, J. Stake, Marina Deng, Sébastien Fregonese, Thomas Zimmer, Henri Happy:
2D RF Electronics: from devices to circuits - challenges and applications. DRC 2018: 1-2
Coauthor Index
aka: Chhandak Mukherjee
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from 
to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the 
of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from 
, 
, and 
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from 
.
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-10-07 21:21 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
