Stop the war!Остановите войну!
for scientists:
default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDPeter A. Beerel
Person information
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
showing all ?? records
2020 – today
- 2023
[c115]Souvik Kundu, Sairam Sundaresan, Massoud Pedram, Peter A. Beerel:
FLOAT: Fast Learnable Once-for-All Adversarial Training for Tunable Trade-off between Accuracy and Robustness. WACV 2023: 2348-2357- [c114]Gourav Datta, Zeyu Liu, Zihan Yin, Linyu Sun, Akhilesh R. Jaiswal, Peter A. Beerel:
Enabling ISPless Low-Power Computer Vision. WACV 2023: 2429-2438 - [c113]Fang Chen, Gourav Datta, Souvik Kundu, Peter A. Beerel:
Self-Attentive Pooling for Efficient Deep Learning. WACV 2023: 3963-3972 - [i45]Souvik Kundu, Shunlin Lu, Yuke Zhang, Jacqueline Liu, Peter A. Beerel:
Learning to Linearize Deep Neural Networks for Secure and Efficient Private Inference. CoRR abs/2301.09254 (2023) - [i44]Souvik Kundu, Sairam Sundaresan, Sharath Nittur Sridhar, Shunlin Lu, Han Tang, Peter A. Beerel:
Sparse Mixture Once-for-all Adversarial Training for Efficient In-Situ Trade-Off Between Accuracy and Robustness of DNNs. CoRR abs/2302.03523 (2023) - [i43]Shashank Nag, Gourav Datta, Souvik Kundu, Nitin Chandrachoodan, Peter A. Beerel:
ViTA: A Vision Transformer Inference Accelerator for Edge Applications. CoRR abs/2302.09108 (2023) - [i42]Md. Abdullah-Al Kaiser, Gourav Datta, Sreetama Sarkar, Souvik Kundu, Zihan Yin, Manas Garg, Ajey P. Jacob, Peter A. Beerel, Akhilesh R. Jaiswal:
Technology-Circuit-Algorithm Tri-Design for Processing-in-Pixel-in-Memory (P2M). CoRR abs/2304.02968 (2023) - [i41]Yuke Zhang, Dake Chen, Souvik Kundu, Haomei Liu, Ruiheng Peng, Peter A. Beerel:
C2PI: An Efficient Crypto-Clear Two-Party Neural Network Private Inference. CoRR abs/2304.13266 (2023) - [i40]Souvik Kundu, Yuke Zhang, Dake Chen, Peter A. Beerel:
Making Models Shallow Again: Jointly Learning to Reduce Non-Linearity and Depth for Latency-Efficient Private Inference. CoRR abs/2304.13274 (2023) - [i39]Dake Chen, Xuan Zhou, Yinghua Hu, Yuke Zhang, Kaixin Yang, Andrew Rittenbach, Pierluigi Nuzzo, Peter A. Beerel:
Unraveling Latch Locking Using Machine Learning, Boolean Analysis, and ILP. CoRR abs/2305.00107 (2023) - 2022
- [j42]Huimei Cheng
, Xi Li, Yichen Gu, Peter A. Beerel:
Converting Flip-Flop to Clock-Gated 3-Phase Latch-Based Designs Using Graph-Based Retiming. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 41(4): 979-992 (2022) - [j41]Peter A. Beerel, Marios Georgiou, Ben Hamlin, Alex J. Malozemoff, Pierluigi Nuzzo:
Towards a Formal Treatment of Logic Locking. IACR Trans. Cryptogr. Hardw. Embed. Syst. 2022(2): 92-114 (2022) - [j40]Souvik Kundu, Yao Fu, Bill Ye, Peter A. Beerel, Massoud Pedram:
Toward Adversary-aware Non-iterative Model Pruning through Dynamic Network Rewiring of DNNs. ACM Trans. Embed. Comput. Syst. 21(5): 52:1-52:24 (2022) - [c112]Souvik Kundu, Shikai Wang, Qirui Sun, Peter A. Beerel, Massoud Pedram:
BMPQ: Bit-Gradient Sensitivity-Driven Mixed-Precision Quantization of DNNs from Scratch. DATE 2022: 588-591 - [c111]Gourav Datta, Peter A. Beerel:
Can Deep Neural Networks be Converted to Ultra Low-Latency Spiking Neural Networks? DATE 2022: 718-723 - [c110]Yuke Zhang, Yinghua Hu, Pierluigi Nuzzo, Peter A. Beerel:
TriLock: IC Protection with Tunable Corruptibility and Resilience to SAT and Removal Attacks. DATE 2022: 1329-1334 - [c109]Yang Hu, Connor Imes, Xuanang Zhao, Souvik Kundu, Peter A. Beerel, Stephen P. Crago, John Paul Walters:
PipeEdge: Pipeline Parallelism for Large-Scale Model Inference on Heterogeneous Edge Devices. DSD 2022: 298-307 - [c108]Gourav Datta, Zihan Yin, Ajey P. Jacob, Akhilesh R. Jaiswal, Peter A. Beerel:
Towards Energy-Efficient Hyperspectral Image Processing Inside Camera Pixels. ECCV Workshops (6) 2022: 303-316 - [c107]Moisés Herrera, Peter A. Beerel:
Radiation Hardening by Design Techniques for the Mutual Exclusion Element. ACM Great Lakes Symposium on VLSI 2022: 267-273 - [c106]Xi Li, Min Pan, Tong Liu, Peter A. Beerel:
Multi-Phase Clocking for Multi-Threaded Gate-Level-Pipelined Superconductive Logic. ISVLSI 2022: 62-67 - [c105]Gourav Datta, Souvik Kundu, Zihan Yin, Joe Mathai, Zeyu Liu, Zixu Wang, Mulin Tian, Shunlin Lu, Ravi Teja Lakkireddy, Andrew Schmidt, Wael Abd-Almageed, Ajey Jacob, Akhilesh R. Jaiswal, Peter A. Beerel:
P2M-DeTrack: Processing-in-Pixel-in-Memory for Energy-efficient and Real-Time Multi-Object Detection and Tracking. VLSI-SoC 2022: 1-6 - [i38]Yuke Zhang, Yinghua Hu, Pierluigi Nuzzo, Peter A. Beerel:
TriLock: IC Protection with Tunable Corruptibility and Resilience to SAT and Removal Attacks. CoRR abs/2201.05943 (2022) - [i37]Gourav Datta, Souvik Kundu, Zihan Yin, Ravi Teja Lakkireddy, Joe Mathai, Ajey Jacob, Peter A. Beerel, Akhilesh R. Jaiswal:
P2M: A Processing-in-Pixel-in-Memory Paradigm for Resource-Constrained TinyML Applications. CoRR abs/2203.04737 (2022) - [i36]Gourav Datta, Zihan Yin, Ajey Jacob, Akhilesh R. Jaiswal, Peter A. Beerel:
Toward Efficient Hyperspectral Image Processing inside Camera Pixels. CoRR abs/2203.05696 (2022) - [i35]Souvik Kundu, Sairam Sundaresan, Massoud Pedram, Peter A. Beerel:
A Fast and Efficient Conditional Learning for Tunable Trade-Off between Accuracy and Robustness. CoRR abs/2204.00426 (2022) - [i34]Fang Chen, Gourav Datta, Souvik Kundu, Peter A. Beerel:
Self-Attentive Pooling for Efficient Deep Learning. CoRR abs/2209.07659 (2022) - [i33]Gourav Datta, Zeyu Liu, Zihan Yin, Linyu Sun, Akhilesh R. Jaiswal, Peter A. Beerel:
Enabling ISP-less Low-Power Computer Vision. CoRR abs/2210.05451 (2022) - [i32]Gourav Datta, Haoqin Deng, Robert Aviles, Peter A. Beerel:
Towards Energy-Efficient, Low-Latency and Accurate Spiking LSTMs. CoRR abs/2210.12613 (2022) - [i31]Haonan Wang, Connor Imes, Souvik Kundu, Peter A. Beerel, Stephen P. Crago, John Paul Walters:
QuantPipe: Applying Adaptive Post-Training Quantization for Distributed Transformer Pipelines in Dynamic Edge Environments. CoRR abs/2211.04515 (2022) - [i30]Gourav Datta, Zeyu Liu, Peter A. Beerel:
Hoyer regularizer is all you need for ultra low-latency spiking neural networks. CoRR abs/2212.10170 (2022) - [i29]Gourav Datta, Zeyu Liu, Md. Abdullah-Al Kaiser, Souvik Kundu, Joe Mathai, Zihan Yin, Ajey P. Jacob, Akhilesh R. Jaiswal, Peter A. Beerel:
In-Sensor & Neuromorphic Computing are all you need for Energy Efficient Computer Vision. CoRR abs/2212.10881 (2022) - [i28]Peter A. Beerel, Marios Georgiou, Ben Hamlin, Alex J. Malozemoff, Pierluigi Nuzzo:
Towards a Formal Treatment of Logic Locking. IACR Cryptol. ePrint Arch. 2022: 503 (2022) - 2021
- [j39]Sourya Dey, Sara Babakniya, Saikrishna C. Kanala, Marco Paolieri, Leana Golubchik, Peter A. Beerel, Keith M. Chugg:
Deep-n-Cheap: An Automated Efficient and Extensible Search Framework for Cost-Effective Deep Learning. SN Comput. Sci. 2(4): 265 (2021) - [j38]Gourav Datta, Yunkun Lin, Bo Zhang, Peter A. Beerel:
Metastability in Superconducting Single Flux Quantum (SFQ) Logic. IEEE Trans. Circuits Syst. I Regul. Pap. 68(5): 1990-2002 (2021) - [j37]Xi Li, Soheil Nazar Shahsavani, Xuan Zhou, Massoud Pedram, Peter A. Beerel:
A Variation-aware Hold Time Fixing Methodology for Single Flux Quantum Logic Circuits. ACM Trans. Design Autom. Electr. Syst. 26(6): 47:1-47:17 (2021) - [c104]Souvik Kundu, Mahdi Nazemi, Peter A. Beerel, Massoud Pedram:
DNR: A Tunable Robust Pruning Framework Through Dynamic Network Rewiring of DNNs. ASP-DAC 2021: 344-350 - [c103]Dake Chen, Chunxiao Lin, Peter A. Beerel:
GF-Flush: A GF(2) Algebraic Attack on Dynamically Secured Scan Chains. DFT 2021: 1-6 - [c102]Yinghua Hu, Yuke Zhang, Kaixin Yang, Dake Chen, Peter A. Beerel, Pierluigi Nuzzo:
Fun-SAT: Functional Corruptibility-Guided SAT-Based Attack on Sequential Logic Encryption. HOST 2021: 281-291 - [c101]Souvik Kundu, Massoud Pedram, Peter A. Beerel:
HIRE-SNN: Harnessing the Inherent Robustness of Energy-Efficient Deep Spiking Neural Networks by Training with Crafted Input Noise. ICCV 2021: 5189-5198 - [c100]Gourav Datta, Souvik Kundu, Peter A. Beerel:
Training Energy-Efficient Deep Spiking Neural Networks with Single-Spike Hybrid Input Encoding. IJCNN 2021: 1-8 - [c99]Souvik Kundu, Qirui Sun, Yao Fu, Massoud Pedram, Peter A. Beerel:
Analyzing the Confidentiality of Undistillable Teachers in Knowledge Distillation. NeurIPS 2021: 9181-9192 - [c98]Souvik Kundu, Gourav Datta, Massoud Pedram, Peter A. Beerel:
Spike-Thrift: Towards Energy-Efficient Deep Spiking Neural Networks by Limiting Spiking Activity via Attention-Guided Compression. WACV 2021: 3952-3961 - [i27]Dake Chen, Chunxiao Lin, Peter A. Beerel:
GF-Flush: A GF(2) Algebraic Attack on Secure Scan Chains. CoRR abs/2101.12279 (2021) - [i26]Gourav Datta, Souvik Kundu, Akhilesh R. Jaiswal, Peter A. Beerel:
HYPER-SNN: Towards Energy-efficient Quantized Deep Spiking Neural Networks for Hyperspectral Image Classification. CoRR abs/2107.11979 (2021) - [i25]Gourav Datta, Souvik Kundu, Peter A. Beerel:
Training Energy-Efficient Deep Spiking Neural Networks with Single-Spike Hybrid Input Encoding. CoRR abs/2107.12374 (2021) - [i24]Souvik Kundu, Gourav Datta, Massoud Pedram, Peter A. Beerel:
Towards Low-Latency Energy-Efficient Deep SNNs via Attention-Guided Compression. CoRR abs/2107.12445 (2021) - [i23]Yinghua Hu, Yuke Zhang, Kaixin Yang, Dake Chen, Peter A. Beerel, Pierluigi Nuzzo:
Fun-SAT: Functional Corruptibility-Guided SAT-Based Attack on Sequential Logic Encryption. CoRR abs/2108.04892 (2021) - [i22]Souvik Kundu, Massoud Pedram, Peter A. Beerel:
HIRE-SNN: Harnessing the Inherent Robustness of Energy-Efficient Deep Spiking Neural Networks by Training with Crafted Input Noise. CoRR abs/2110.11417 (2021) - [i21]Yang Hu, Connor Imes, Xuanang Zhao, Souvik Kundu, Peter A. Beerel, Stephen P. Crago, John Paul Walters:
Pipeline Parallelism for Inference on Heterogeneous Edge Computing. CoRR abs/2110.14895 (2021) - [i20]Gourav Datta, Peter A. Beerel:
Can Deep Neural Networks be Converted to Ultra Low-Latency Spiking Neural Networks? CoRR abs/2112.12133 (2021) - [i19]Souvik Kundu, Shikai Wang, Qirui Sun, Peter A. Beerel, Massoud Pedram:
BMPQ: Bit-Gradient Sensitivity Driven Mixed-Precision Quantization of DNNs from Scratch. CoRR abs/2112.13843 (2021) - 2020
- [j36]Souvik Kundu, Mahdi Nazemi, Massoud Pedram, Keith M. Chugg, Peter A. Beerel:
Pre-Defined Sparsity for Low-Complexity Convolutional Neural Networks. IEEE Trans. Computers 69(7): 1045-1058 (2020) - [j35]Sai Aparna Aketi, Smriti Gupta, Huimei Cheng, Joycee Mekie, Peter A. Beerel:
SERAD: Soft Error Resilient Asynchronous Design Using a Bundled Data Protocol. IEEE Trans. Circuits Syst. I Fundam. Theory Appl. 67-I(5): 1667-1677 (2020) - [j34]Ramy N. Tadros, Peter A. Beerel:
A Theoretical Foundation for Timing Synchronous Systems Using Asynchronous Structures. ACM Trans. Design Autom. Electr. Syst. 25(2): 16:1-16:28 (2020) - [c97]Sourya Dey, Saikrishna C. Kanala, Keith M. Chugg, Peter A. Beerel:
Deep-n-Cheap: An Automated Search Framework for Low Complexity Deep Learning. ACML 2020: 273-288 - [c96]Jennifer Paykin, Brian Huffman, Daniel M. Zimmerman, Peter A. Beerel:
Formal Verification of Flow Equivalence in Desynchronized Designs. ASYNC 2020: 54-62 - [c95]Felipe A. Kuentzer, Moisés Herrera, Oliver Schrape, Peter A. Beerel, Milos Krstic:
Radiation Hardened Click Controllers for Soft Error Resilient Asynchronous Architectures. ASYNC 2020: 78-85 - [c94]Huimei Cheng, Xi Li, Yichen Gu, Peter A. Beerel:
Saving Power by Converting Flip-Flop to 3-Phase Latch-Based Designs. DATE 2020: 574-579 - [c93]Arnab Sanyal, Peter A. Beerel, Keith M. Chugg:
Neural Network Training with Approximate Logarithmic Computations. ICASSP 2020: 3122-3126 - [c92]Gourav Datta, Peter A. Beerel:
Modeling and Characterization of Metastability in Single Flux Quantum (SFQ) Synchronizers. ISCAS 2020: 1-5 - [i18]Sai Aparna Aketi, Smriti Gupta, Huimei Cheng, Joycee Mekie, Peter A. Beerel:
SERAD: Soft Error Resilient Asynchronous Design using a Bundled Data Protocol. CoRR abs/2001.04039 (2020) - [i17]Souvik Kundu, Mahdi Nazemi, Massoud Pedram, Keith M. Chugg, Peter A. Beerel:
Pre-defined Sparsity for Low-Complexity Convolutional Neural Networks. CoRR abs/2001.10710 (2020) - [i16]Souvik Kundu, Gourav Datta, Peter A. Beerel, Massoud Pedram:
qBSA: Logic Design of a 32-bit Block-Skewed RSFQ Arithmetic Logic Unit. CoRR abs/2001.10715 (2020) - [i15]Sourya Dey, Saikrishna C. Kanala, Keith M. Chugg, Peter A. Beerel:
Deep-n-Cheap: An Automated Search Framework for Low Complexity Deep Learning. CoRR abs/2004.00974 (2020) - [i14]Jennifer Paykin, Brian Huffman, Daniel M. Zimmerman, Peter A. Beerel:
Formal Verification of Flow Equivalence in Desynchronized Designs. CoRR abs/2004.10655 (2020) - [i13]Souvik Kundu, Mahdi Nazemi, Peter A. Beerel, Massoud Pedram:
A Tunable Robust Pruning Framework Through Dynamic Network Rewiring of DNNs. CoRR abs/2011.03083 (2020)
2010 – 2019
- 2019
- [j33]Sourya Dey, Kuan-Wen Huang, Peter A. Beerel, Keith M. Chugg:
Pre-Defined Sparse Neural Networks With Hardware Acceleration. IEEE J. Emerg. Sel. Topics Circuits Syst. 9(2): 332-345 (2019) - [j32]Yang Zhang, Ji Li, Huimei Cheng, Haipeng Zha, Jeffrey Draper, Peter A. Beerel:
Yield modelling and analysis of bundled data and ring-oscillator based designs. IET Comput. Digit. Tech. 13(3): 262-272 (2019) - [j31]Huimei Cheng, Hsiao-Lun Wang, Minghe Zhang, Dylan Hand, Peter A. Beerel:
Automatic Retiming of Two-Phase Latch-Based Resilient Circuits. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 38(7): 1305-1316 (2019) - [c91]Souvik Kundu, Saurav Prakash, Haleh Akrami, Peter A. Beerel, Keith M. Chugg:
pSConv: A Pre-defined S parse Kernel Based Convolution for Deep CNNs. Allerton 2019: 100-107 - [c90]Arash Fayyazi, Souvik Kundu, Shahin Nazarian, Peter A. Beerel, Massoud Pedram:
CSrram: Area-Efficient Low-Power Ex-Situ Training Framework for Memristive Neuromorphic Circuits Based on Clustered Sparsity. ISVLSI 2019: 465-470 - [c89]Vivek V. Menon, Gaurav Kolhe, Andrew G. Schmidt, Joshua S. Monson, Matthew French, Yinghua Hu, Peter A. Beerel, Pierluigi Nuzzo:
System-Level Framework for Logic Obfuscation with Quantified Metrics for Evaluation. SecDev 2019: 89-100 - [i12]Huimei Cheng, Yichen Gu, Peter A. Beerel:
Automatic Conversion from Flip-flop to 3-phase Latch-based Designs. CoRR abs/1906.10666 (2019) - [i11]Souvik Kundu, Saurav Prakash, Haleh Akrami, Peter A. Beerel, Keith M. Chugg:
A Pre-defined Sparse Kernel Based Convolution for Deep CNNs. CoRR abs/1910.00724 (2019) - [i10]Gourav Datta, Haolin Cong, Souvik Kundu, Peter A. Beerel:
Metastability-Resilient Synchronization FIFO for SFQ Logic. CoRR abs/1910.04907 (2019) - [i9]Arnab Sanyal, Peter A. Beerel, Keith M. Chugg:
Neural Network Training with Approximate Logarithmic Computations. CoRR abs/1910.09876 (2019) - [i8]Tomohiro Yoneda, Peter A. Beerel, Alex Yakovlev, Masashi Imai:
Asynchronous Circuit Design and its Applications: Past, Present and Future (NII Shonan Meeting 133). NII Shonan Meet. Rep. 2019 (2019) - 2018
- [j30]Hsin-Ho Huang, Huimei Cheng, Chris Chu, Peter A. Beerel:
Area Optimization of Timing Resilient Designs Using Resynthesis. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 37(6): 1197-1210 (2018) - [j29]Matheus T. Moreira, Peter A. Beerel, Marcos L. L. Sartori, Ney Laert Vilar Calazans:
NCL Synthesis With Conventional EDA Tools: Technology Mapping and Optimization. IEEE Trans. Circuits Syst. I Regul. Pap. 65-I(6): 1981-1993 (2018) - [c88]Yang Zhang, Huimei Cheng, Dake Chen, Huayu Fu, Shikhanshu Agarwal, Mark Lin, Peter A. Beerel:
Challenges in Building an Open-Source Flow from RTL to Bundled-Data Design. ASYNC 2018: 26-27 - [c87]Sourya Dey, Keith M. Chugg, Peter A. Beerel:
Morse Code Datasets for Machine Learning. ICCCNT 2018: 1-7 - [c86]Peter A. Beerel, Massoud Pedram:
Opportunities for Machine Learning in Electronic Design Automation. ISCAS 2018: 1-5 - [c85]Ramy N. Tadros, Peter A. Beerel:
A Robust and Self-Adaptive Clocking Technique for RSFQ Circuits - The Architecture. ISCAS 2018: 1-5 - [c84]Sourya Dey, Kuan-Wen Huang, Peter A. Beerel, Keith M. Chugg:
Characterizing Sparse Connectivity Patterns in Neural Networks. ITA 2018: 1-9 - [c83]Moisés Herrera, Tingyu Wang, Peter A. Beerel:
Blade-OC Asynchronous Resilient Template ‡ This research has been supported in part by NSF Grant #1619415. PATMOS 2018: 147-154 - [c82]Sourya Dey, Diandian Chen, Zongyang Li, Souvik Kundu, Kuan-Wen Huang, Keith M. Chugg, Peter A. Beerel:
A Highly Parallel FPGA Implementation of Sparse Neural Network Training. ReConFig 2018: 1-4 - [i7]Sourya Dey, Diandian Chen, Zongyang Li, Souvik Kundu, Kuan-Wen Huang, Keith M. Chugg, Peter A. Beerel:
A Highly Parallel FPGA Implementation of Sparse Neural Network Training. CoRR abs/1806.01087 (2018) - [i6]Sourya Dey, Keith M. Chugg, Peter A. Beerel:
Morse Code Datasets for Machine Learning. CoRR abs/1807.04239 (2018) - [i5]Arash Fayyazi, Souvik Kundu, Shahin Nazarian, Peter A. Beerel, Massoud Pedram:
SpRRAM: A Predefined Sparsity Based Memristive Neuromorphic Circuit for Low Power Application. CoRR abs/1809.03476 (2018) - [i4]Sourya Dey, Kuan-Wen Huang, Peter A. Beerel, Keith M. Chugg:
Pre-Defined Sparse Neural Networks with Hardware Acceleration. CoRR abs/1812.01164 (2018) - 2017
- [j28]Arash Saifhashemi, Hsin-Ho Huang, Peter A. Beerel:
Reconditioning: A Framework for Automatic Power Optimization of QDI Circuits. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 36(2): 265-278 (2017) - [c81]Sourya Dey, Peter A. Beerel, Keith M. Chugg:
Interleaver design for deep neural networks. ACSSC 2017: 1979-1983 - [c80]Yang Zhang, Haipeng Zha, Vaishnavi Sahir, Huimei Cheng, Peter A. Beerel:
Test Margin and Yield in Bundled Data and Ring-Oscillator Based Designs. ASYNC 2017: 85-93 - [c79]Hsiao-Lun Wang, Minghe Zhang, Peter A. Beerel:
Retiming of Two-Phase Latch-Based Resilient Circuits. DAC 2017: 70:1-70:6 - [c78]Sourya Dey, Yinan Shao, Keith M. Chugg, Peter A. Beerel:
Accelerating Training of Deep Neural Networks via Sparse Edge Processing. ICANN (1) 2017: 273-280 - [i3]Sourya Dey, Yinan Shao, Keith M. Chugg, Peter A. Beerel:
Accelerating Training of Deep Neural Networks via Sparse Edge Processing. CoRR abs/1711.01343 (2017) - [i2]Sourya Dey, Kuan-Wen Huang, Peter A. Beerel, Keith M. Chugg:
Characterizing Sparse Connectivity Patterns in Neural Networks. CoRR abs/1711.02131 (2017) - [i1]Sourya Dey, Peter A. Beerel, Keith M. Chugg:
Interleaver Design for Deep Neural Networks. CoRR abs/1711.06935 (2017) - 2016
- [j27]Ajay Singhvi, Matheus T. Moreira, Ramy N. Tadros, Ney Laert Vilar Calazans, Peter A. Beerel:
A Fine-Grain, Uniform, Energy-Efficient Delay Element for 2-Phase Bundled-Data Circuits. ACM J. Emerg. Technol. Comput. Syst. 13(2): 15:1-15:23 (2016) - [j26]Yang Zhang, Leandro S. Heck, Matheus T. Moreira, David Zar, Melvin A. Breuer, Ney Laert Vilar Calazans, Peter A. Beerel:
Testable MUTEX Design. IEEE Trans. Circuits Syst. I Regul. Pap. 63-I(8): 1188-1199 (2016) - [j25]Ramy N. Tadros, Weizhe Hua, Matheus T. Moreira, Ney Laert Vilar Calazans, Peter A. Beerel:
A Low-Power Low-Area Error-Detecting Latch for Resilient Architectures in 28-nm FDSOI. IEEE Trans. Circuits Syst. II Express Briefs 63-II(9): 858-862 (2016) - [c77]Ramy N. Tadros, Weizhe Hua, Matheus Gibiluka, Matheus T. Moreira, Ney Laert Vilar Calazans, Peter A. Beerel:
Analysis and Design of Delay Lines for Dynamic Voltage Scaling Applications. ASYNC 2016: 11-18 - [c76]Hsin-Ho Huang, Huimei Cheng, Chris C. N. Chu, Peter A. Beerel:
Area optimization of resilient designs guided by a mixed integer geometric program. DAC 2016: 130:1-130:6 - [c75]Weizhe Hua, Ramy N. Tadros, Peter A. Beerel:
Low Area, Low Power, Robust, Highly Sensitive Error Detecting Latch for Resilient Architectures. ISLPED 2016: 16-21 - 2015
- [c74]Dylan Hand, Matheus Trevisan Moreira, Hsin-Ho Huang, Danlei Chen, Frederico Butzke, Zhichao Li, Matheus Gibiluka, Melvin A. Breuer, Ney Laert Vilar Calazans, Peter A. Beerel:
Blade - A Timing Violation Resilient Asynchronous Template. ASYNC 2015: 21-28 - [c73]Dylan Hand, Hsin-Ho Huang, Benmao Cheng, Yang Zhang, Matheus Trevisan Moreira, Melvin A. Breuer, Ney Laert Vilar Calazans, Peter A. Beerel:
Performance Optimization and Analysis of Blade Designs under Delay Variability. ASYNC 2015: 61-68 - [c72]Yang Zhang, Leandro S. Heck, Matheus T. Moreira, David Zar, Melvin A. Breuer, Ney Laert Vilar Calazans, Peter A. Beerel:
Design and Analysis of Testable Mutual Exclusion Elements. ASYNC 2015: 124-131 - [c71]Arash Saifhashemi, Hsin-Ho Huang, Priyanka Bhalerao, Peter A. Beerel:
Logical equivalence checking of asynchronous circuits using commercial tools. DATE 2015: 1563-1566 - [c70]Peter A. Beerel, Ney Laert Vilar Calazans:
A path towards average-case silicon via asynchronous resilient bundled-data design. ECCTD 2015: 1-4 - [c69]Matheus T. Moreira, Dylan Hand, Peter A. Beerel, Ney Laert Vilar Calazans:
TDTB error detecting latches: Timing violation sensitivity analysis and optimization. ISQED 2015: 379-383 - [c68]Ajay Singhvi, Matheus T. Moreira, Ramy N. Tadros, Ney Laert Vilar Calazans, Peter A. Beerel:
A Fine-Grained, Uniform, Energy-Efficient Delay Element for FD-SOI Technologies. ISVLSI 2015: 27-32 - [c67]Guilherme Heck, Leandro S. Heck, Ajay Singhvi, Matheus T. Moreira, Peter A. Beerel, Ney Laert Vilar Calazans:
Analysis and Optimization of Programmable Delay Elements for 2-Phase Bundled-Data Circuits. VLSID 2015: 321-326 - 2014
- [j24]Georgios D. Dimou, Peter A. Beerel, Andrew Lines:
Performance-Driven Clustering of Asynchronous Circuits. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 33(2): 197-209 (2014) - [j23]Pankaj Golani, Peter A. Beerel:
Area-Efficient Asynchronous Multilevel Single-Track Pipeline Template. IEEE Trans. Very Large Scale Integr. Syst. 22(4): 838-849 (2014) - [c66]Mehrdad Najibi, Peter A. Beerel:
Integrated Fanout Optimization and Slack Matching of Asynchronous Circuits. ASYNC 2014: 69-76 - [c65]