default search action

combined dblp search
author search
venue search
publication search

ask others

Hong-Yuan Jheng

> Home > Persons

Person information

Refine list

refinements active!

zoomed in on ?? of ?? records

view refined list in

export refined list as

showing all ?? records

2010 – 2019

see FAQ

What is the meaning of the colors in the publication lists?

2013
[j1]
- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/KuoJCR13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/KuoJCR13
Shan-Chun Kuo, Hong-Yuan Jheng, Fan-Chieh Cheng, Shanq-Jang Ruan:
Energy-Efficient IDCT Design for DS-CDMA Watermarking Systems. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. 96-A(5): 995-996 (2013)
2011
[c4]
- view
  - electronic edition @ ieee.org
  - no references & citations available
- export record
  dblp key:
  - conf/eusipco/JhengSRG11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/eusipco/JhengSRG11
Hong-Yuan Jheng, C. C. Sun, Shanq-Jang Ruan, Jürgen Götze:
FPGA acceleration of Sparse Matrix-Vector Multiplication based on Network-on-Chip. EUSIPCO 2011: 744-748
[c3]
- view
  authority control:
- export record
  dblp key:
  - conf/ispacs/ChenCJLCRL11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ispacs/ChenCJLCRL11
I-An Chen, Chang-Hsin Cheng, Hong-Yuan Jheng, Chung-Kai Liu, Fan-Chieh Cheng, Shanq-Jang Ruan, Chang-Hong Lin:
An error-correction scheme with Reed-Solomon codec for CAN bus transmission. ISPACS 2011: 1-5
[c2]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsi/JhengCRQ11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi/JhengCRQ11
Hong-Yuan Jheng, Yen-Hsiang Chen, Shanq-Jang Ruan, Ziming Qi:
FPGA implementation of high sampling rate in-car non-stationary noise cancellation based on adaptive Wiener filter. VLSI-SoC 2011: 114-117
2010
[c1]
- view
  authority control:
- export record
  dblp key:
  - conf/IEEEcit/SunGJR10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/IEEEcit/SunGJR10
Chi-Chia Sun, Jürgen Götze, Hong-Yuan Jheng, Shanq-Jang Ruan:
Sparse Matrix-Vector Multiplication Based on Network-on-Chip in FPGA. CIT 2010: 2306-2310

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.