![](https://dblp.dagstuhl.de/img/logo.ua.320x120.png)
![](https://dblp.dagstuhl.de/img/dropdown.dark.16x16.png)
![](https://dblp.dagstuhl.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.dagstuhl.de/img/search.dark.16x16.png)
![search dblp](https://dblp.dagstuhl.de/img/search.dark.16x16.png)
default search action
Ramesh Vaddi
Person information
Refine list
![note](https://dblp.dagstuhl.de/img/note-mark.dark.12x12.png)
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
2020 – today
- 2024
- [j17]Vinod Kumar Ancha, Fadi N. Sibai, Venkateswarlu Gonuguntla, Ramesh Vaddi:
Utilizing YOLO Models for Real-World Scenarios: Assessing Novel Mixed Defect Detection Dataset in PCBs. IEEE Access 12: 100983-100990 (2024) - [c18]Venu Birudu, Tirumalarao Kadiyam, Koteswararao Penumalli, Aditya Japa, Sushma Nirmala Sambatur, Chongyan Gu, Siva Sankar Yellampalli, Ramesh Vaddi:
Negative Capacitance FET 8T SRAM Computing in-Memory based Logic Design for Energy Efficient AI Edge Devices. ISCAS 2024: 1-5 - 2023
- [j16]Renuka Chowdary Bheemana, Aditya Japa, Siva Sankar Yellampalli, Ramesh Vaddi
:
Negative capacitance FET based energy efficient and DPA attack resilient ultra-light weight block cipher design. Microelectron. J. 133: 105711 (2023) - [j15]Venu Birudu, Siva Sankar Yellampalli, Ramesh Vaddi
:
A negative capacitance FET based energy efficient 6T SRAM computing-in-memory (CiM) cell design for deep neural networks. Microelectron. J. 139: 105867 (2023) - 2022
- [j14]Santosh Kumar, Rishab Nagar, Saumya Bhatnagar, Ramesh Vaddi, Sachin Kumar Gupta, Mamoon Rashid
, Ali Kashif Bashir, Tamim Alkhalifah:
Chest X ray and cough sample based deep learning framework for accurate diagnosis of COVID-19. Comput. Electr. Eng. 103: 108391 (2022) - [j13]Renuka Chowdary Bheemana, Aditya Japa
, Siva Sankar Yellampalli, Ramesh Vaddi
:
Negative capacitance FETs for energy efficient and hardware secure logic designs. Microelectron. J. 119: 105320 (2022) - [c17]Venu Birudu, Siva Sankar Yellampalli, Ramesh Vaddi:
Design and Exploration of Negative Capacitance FETs for Energy Efficient SRAM based In-Memory XNOR/Input and Weight Product Operation for Deep Neural Networks. iSES 2022: 321-325 - 2021
- [j12]Aditya Japa
, Manoj Kumar Majumder
, Subhendu Kumar Sahoo, Ramesh Vaddi:
Tunnel FET-based ultra-lightweight reconfigurable TRNG and PUF design for resource-constrained internet of things. Int. J. Circuit Theory Appl. 49(8): 2299-2311 (2021) - [c16]Varanasi Koundinya, Madanu Karun Chand, Dharmavarapu Dhushyanth, Devarajugattu Jayanth Saikumar, Arumalla Varun Sai, Venu Birudu, Ramesh Vaddi:
Design and Analysis of 4-bit and 5-bit Flash ADC's in 90nm CMOS Technology for Energy Efficient IoT Applications. iSES 2021: 216-219 - [c15]P. L. Lahari, Siva Sankar Yellampalli, Ramesh Vaddi:
Systolic Array based Multiply Accumulation Unit for IoT Edge Accelerators. iSES 2021: 220-223 - [c14]Renuka Chowdary Bheemana, Aditya Japa, Siva Sankar Yellampalli, Ramesh Vaddi:
Steep Switching NCFET based Logic for Future Energy Efficient Electronics. iSES 2021: 327-330 - 2020
- [j11]Aditya Japa, Manoj Kumar Majumder
, Subhendu Kumar Sahoo, Ramesh Vaddi
:
Low area overhead DPA countermeasure exploiting tunnel transistor-based random number generator. IET Circuits Devices Syst. 14(5): 640-647 (2020) - [j10]Aditya Japa
, Manoj Kumar Majumder
, Subhendu Kumar Sahoo, Ramesh Vaddi:
Tunnel FET-based ultralow-power and hardware-secure circuit design considering p-i-n forward leakage. Int. J. Circuit Theory Appl. 48(4): 524-538 (2020) - [c13]Aditya Japa, Palagani Yellappa, Venkateswarlu Gonuguntla, Manoj Kumar Majumder, Subhendu Kumar Sahoo, Jun Rim Choi, Ramesh Vaddi:
A Low Voltage Discriminant Circuit for Pattern Recognition Exploiting the Asymmetrical Characteristics of Tunnel FET. ISCAS 2020: 1-5
2010 – 2019
- 2019
- [j9]Aditya Japa, Manoj Kumar Majumder
, Subhendu Kumar Sahoo, Ramesh Vaddi
:
Tunnel FET ambipolarity-based energy efficient and robust true random number generator against reverse engineering attacks. IET Circuits Devices Syst. 13(5): 689-695 (2019) - [c12]Nhut-Minh Ho, Ramesh Vaddi, Weng-Fai Wong
:
Multi-objective Precision Optimization of Deep Neural Networks for Edge Devices. DATE 2019: 1100-1105 - 2018
- [j8]Sadulla Shaik, Kalva Sri Rama Krishna, Ramesh Vaddi:
Tunnel Transistor-Based Reliable and Energy Efficient Computing Architectures with Circuit and Architectural Co-Design at Low VDD. J. Circuits Syst. Comput. 27(3): 1850046:1-1850046:21 (2018) - [c11]Aditya Japa, T. Nagateja, Santosh Kumar Vishvakarma
, Palagani Yellappa, Jun Rim Choi, Ramesh Vaddi:
Tunneling Field Effect Transistors for Enhancing Energy Efficiency and Hardware Security of IoT Platforms: Challenges and Opportunities. ISCAS 2018: 1-5 - [c10]Gauri Punekar, Venkateswarlu Gonuguntla
, Palagani Yellappa, Jun Rim Choi, Ramesh Vaddi:
A Low-power Low-noise Open-loop Configured Signal Folding Neural Recording Amplifier. ISOCC 2018: 99-100 - 2017
- [c9]Aditya Japa, T. Nagateja, Ramesh Vaddi:
Tunneling Field Effect Transistors for Energy Efficient Logic, Sensor Interface and 3D IC Circuits for IoT Platforms. iNIS 2017: 90-92 - [c8]Y. Sudha Vani, N. Usha Rani, Ramesh Vaddi:
A low voltage capacitor based current controlled sense amplifier for input offset compensation. ISOCC 2017: 23-24 - [c7]T. Nagateja, Ramesh Vaddi:
Energy efficient and high throughput transceiver design in the capacitive coupling mode exploring tunnel transistors for 3D ICs. ISOCC 2017: 290-291 - [c6]Aditya Japa, Harshita Vallabhaneni, Ramesh Vaddi:
Exploiting Characteristics of Steep Slope Tunnel Transistors Towards Energy Efficient and Reliable Buffer Designs for IoT SoCs. VDAT 2017: 259-269 - [c5]Y. Sudha Vani, N. Usha Rani, Ramesh Vaddi:
Low Write Energy STT-MRAM Cell Using 2T- Hybrid Tunnel FETs Exploiting the Steep Slope and Ambipolar Characteristics. VDAT 2017: 398-405 - 2016
- [j7]Aditya Japa, Harshita Vallabhaneni, Ramesh Vaddi:
Reliability enhancement of a steep slope tunnel transistor based ring oscillator designs with circuit interaction. IET Circuits Devices Syst. 10(6): 522-527 (2016) - [c4]Sadulla Shaik
, Kalva Sri Rama Krishna, Ramesh Vaddi:
Circuit and Architectural Co-design for Reliable Adder Cells with Steep Slope Tunnel Transistors for Energy Efficient Computing. VLSID 2016: 306-311 - 2014
- [j6]Huichu Liu, Xueqing Li, Ramesh Vaddi, Kaisheng Ma
, Suman Datta, Vijaykrishnan Narayanan:
Tunnel FET RF Rectifier Design for Energy Harvesting Applications. IEEE J. Emerg. Sel. Topics Circuits Syst. 4(4): 400-411 (2014) - [c3]Kasturi Subramanyam, Sadulla Shaik
, Ramesh Vaddi:
Tunnel FET based low voltage static vs dynamic logic families for energy efficiency. VDAT 2014: 1-2 - 2013
- [c2]Huichu Liu, Ramesh Vaddi
, Suman Datta, Vijaykrishnan Narayanan:
Tunnel FET-based ultra-low power, high-sensitivity UHF RFID rectifier. ISLPED 2013: 157-162 - 2011
- [j5]Ramesh Vaddi
, R. P. Agarwal, Sudeb Dasgupta:
Analytical modeling of subthreshold current and subthreshold swing of an underlap DGMOSFET with tied-independent gate and symmetric-asymmetric options. Microelectron. J. 42(5): 798-807 (2011) - [c1]Ramesh Vaddi
, Sudeb Dasgupta, R. P. Agarwal:
Effect of Gate-S/D Underlap, Asymmetric and Independent Gate Features in the Minimization of Short Channel Effects in Nanoscale DGMOSFET. ISVLSI 2011: 37-42 - 2010
- [j4]Ramesh Vaddi, Sudeb Dasgupta, R. P. Agarwal:
Comparison of nano-scale complementary metal-oxide semiconductor and 3T-4T double gate fin-shaped field-effect transistors for robust and energy-efficient subthreshold logic. IET Circuits Devices Syst. 4(6): 548-560 (2010) - [j3]Ramesh Vaddi
, Sudeb Dasgupta, R. P. Agarwal:
Robust and Ultra Low Power Subthreshold Logic Circuits with Symmetric, Asymmetric, 3T, 4T DGFinFETs. J. Low Power Electron. 6(1): 103-114 (2010) - [j2]Ramesh Vaddi
, Sudeb Dasgupta, R. P. Agarwal:
Robustness comparison of DG FinFETs with symmetric, asymmetric, tied and independent gate options with circuit co-design for ultra low power subthreshold logic. Microelectron. J. 41(4): 195-211 (2010)
2000 – 2009
- 2009
- [j1]Ramesh Vaddi
, Sudeb Dasgupta
, R. P. Agarwal:
Device and Circuit Design Challenges in the Digital Subthreshold Region for Ultralow-Power Applications. VLSI Design 2009: 283702:1-283702:14 (2009)
Coauthor Index
![](https://dblp.dagstuhl.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from ,
, and
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and
to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from .
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-08-06 20:59 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint