default search action

combined dblp search
author search
venue search
publication search

ask others

Nguyen-Ngoc Bình

> Home > Persons

Person information

Refine list

refinements active!

zoomed in on ?? of ?? records

view refined list in

export refined list as

showing all ?? records

1990 – 1999

see FAQ

What is the meaning of the colors in the publication lists?

1998
[c5]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/BinhIT98
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/BinhIT98
Nguyen-Ngoc Bình, Masaharu Imai, Yoshinori Takeuchi:
A Performance Maximization Algorithm to Design ASIPs under the Constraint of Chip Area Including RAM and ROM Sizes. ASP-DAC 1998: 367-372
1996
[c4]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/BinhISH96
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/BinhISH96
Nguyen-Ngoc Bình, Masaharu Imai, Akichika Shiomi, Nobuyuki Hikichi:
A Hardware/Software Partitioning Algorithm for Designing Pipelined ASIPs with Least Gate Counts. DAC 1996: 527-532
[c3]
- view
  authority control:
- export record
  dblp key:
  - conf/eurodac/ImaiBS96
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/eurodac/ImaiBS96
Masaharu Imai, Nguyen-Ngoc Bình, Akichika Shiomi:
A new HW/SW partitioning algorithm for synthesizing the highest performance pipelined ASIPs with multiple identical FUs. EURO-DAC 1996: 126-131
1995
[c2]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/BinhISH95
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/BinhISH95
Nguyen-Ngoc Bình, Masaharu Imai, Akichika Shiomi, Nobuyuki Hikichi:
A hardware/software codesign method for pipelined instruction set processor using adaptive database. ASP-DAC 1995
[c1]
- view
  authority control:
- export record
  dblp key:
  - conf/eurodac/NguyenIH95
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/eurodac/NguyenIH95
Nguyen-Ngoc Bình, Masaharu Imai, Nobuyuki Hikichi:
A hardware/software partitioning algorithm for pipelined instruction set processor. EURO-DAC 1995: 176-181

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.