default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDDavid Wentzlaff
Person information
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
showing all ?? records
2020 – today
- 2024
[c57]Hengrui Zhang, August Ning, Rohan Baskar Prabhakar, David Wentzlaff:
LLMCompass: Enabling Efficient Hardware Design for Large Language Model Inference. ISCA 2024: 1080-1096- [c56]Marcelo Orenes-Vera, Esin Tureci, Margaret Martonosi, David Wentzlaff:
MuchiSim: A Simulation Framework for Design Exploration of Multi-Chip Manycore Systems. ISPASS 2024: 48-60 - [c55]Kaifeng Xu, Georgios Tziantzioulis, David Wentzlaff:
MindPalace: A Framework for Studying Microarchitecture Design of Function-as-a-Service. ISPASS 2024: 313-315 - [i15]Rohan Baskar Prabhakar, Hengrui Zhang, David Wentzlaff:
Kraken: Inherently Parallel Transformers For Efficient Multi-Device Inference. CoRR abs/2408.07802 (2024) - 2023
- [c54]Grigory Chirkov
, David Wentzlaff:
SMAPPIC: Scalable Multi-FPGA Architecture Prototype Platform in the Cloud. ASPLOS (2) 2023: 733-746 - [c53]Ting-Jung Chang, Ang Li, Fei Gao, Tuan Ta, Georgios Tziantzioulis, Yanghui Ou, Moyang Wang, Jinzheng Tu, Kaifeng Xu, Paul J. Jackson, August Ning, Grigory Chirkov, Marcelo Orenes-Vera, Shady Agwa, Xiaoyu Yan, Eric Tang, Jonathan Balkind, Christopher Batten, David Wentzlaff:
CIFER: A 12nm, 16mm2, 22-Core SoC with a 1541 LUT6/mm2 1.92 MOPS/LUT, Fully Synthesizable, CacheCoherent, Embedded FPGA. CICC 2023: 1-2 - [c52]Fei Gao, Ting-Jung Chang, Ang Li, Marcelo Orenes-Vera, Davide Giri, Paul J. Jackson, August Ning, Georgios Tziantzioulis, Joseph Zuckerman, Jinzheng Tu, Kaifeng Xu, Grigory Chirkov, Gabriele Tombesi, Jonathan Balkind, Margaret Martonosi, Luca P. Carloni, David Wentzlaff:
DECADES: A 67mm2, 1.46TOPS, 55 Giga Cache-Coherent 64-bit RISC-V Instructions per second, Heterogeneous Manycore SoC with 109 Tiles including Accelerators, Intelligent Storage, and eFPGA in 12nm FinFET. CICC 2023: 1-2 - [c51]Marcelo Orenes-Vera, Esin Tureci, David Wentzlaff, Margaret Martonosi:
Dalorex: A Data-Local Program Execution and Architecture for Memory-bound Applications. HPCA 2023: 718-730 - [c50]Ang Li, August Ning, David Wentzlaff:
Duet: Creating Harmony between Processors and Embedded FPGAs. HPCA 2023: 745-758 - [c49]Grigory Chirkov, David Wentzlaff:
Seizing the Bandwidth Scaling of On-Package Interconnect in a Post-Moore's Law World. ICS 2023: 410-422 - [c48]August Ning, Georgios Tziantzioulis, David Wentzlaff:
Supply Chain Aware Computer Architecture. ISCA 2023: 17:1-17:15 - [c47]Yuchen Liu, Georgios Tziantzioulis, David Wentzlaff:
Building Efficient Neural Prefetcher. MEMSYS 2023: 21:1-21:12 - [c46]Marcelo Orenes-Vera, Hyunsung Yun, Nils Wistoff, Gernot Heiser, Luca Benini, David Wentzlaff, Margaret Martonosi:
AutoCC: Automatic Discovery of Covert Channels in Time-Shared Hardware. MICRO 2023: 871-885 - [i14]Ang Li, August Ning, David Wentzlaff:
Duet: Creating Harmony between Processors and Embedded FPGAs. CoRR abs/2301.02785 (2023) - [i13]Marcelo Orenes-Vera, Esin Tureci, David Wentzlaff, Margaret Martonosi:
Massive Data-Centric Parallelism in the Chiplet Era. CoRR abs/2304.09389 (2023) - [i12]Marcelo Orenes-Vera, Margaret Martonosi, David Wentzlaff:
Using LLMs to Facilitate Formal Verification of RTL. CoRR abs/2309.09437 (2023) - [i11]Marcelo Orenes-Vera, Esin Tureci, Margaret Martonosi, David Wentzlaff:
DCRA: A Distributed Chiplet-based Reconfigurable Architecture for Irregular Applications. CoRR abs/2311.15443 (2023) - [i10]Marcelo Orenes-Vera, Esin Tureci, David Wentzlaff, Margaret Martonosi:
Tascade: Hardware Support for Atomic-free, Asynchronous and Efficient Reduction Trees. CoRR abs/2311.15810 (2023) - [i9]Hengrui Zhang, August Ning, Rohan Baskar Prabhakar, David Wentzlaff:
A Hardware Evaluation Framework for Large Language Model Inference. CoRR abs/2312.03134 (2023) - [i8]Marcelo Orenes-Vera, Esin Tureci, Margaret Martonosi, David Wentzlaff:
Muchisim: A Simulation Framework for Design Exploration of Multi-Chip Manycore Systems. CoRR abs/2312.10244 (2023) - 2022
- [j8]Georgios Tziantzioulis, Ting-Jung Chang, Jonathan Balkind, Jinzheng Tu, Fei Gao, David Wentzlaff:
OPDB: A Scalable and Modular Design Benchmark. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 41(6): 1878-1887 (2022) - [c45]Yuchen Liu, Sun-Yuan Kung, David Wentzlaff:
Evolving transferable neural pruning functions. GECCO 2022: 385-394 - [c44]Yuchen Liu, David Wentzlaff, Sun-Yuan Kung:
Class-Discriminative CNN Compression. ICPR 2022: 2070-2077 - [c43]Marcelo Orenes-Vera, Aninda Manocha, Jonathan Balkind, Fei Gao, Juan L. Aragón, David Wentzlaff, Margaret Martonosi:
Tiny but mighty: designing and realizing scalable latency tolerance for manycore SoCs. ISCA 2022: 817-830 - [c42]Fei Gao, Georgios Tziantzioulis, David Wentzlaff:
FracDRAM: Fractional Values in Off-the-Shelf DRAM. MICRO 2022: 885-899 - [i7]Marcelo Orenes-Vera, Esin Tureci, David Wentzlaff, Margaret Martonosi:
Dalorex: A Data-Local Program Execution and Architecture for Memory-bound Applications. CoRR abs/2207.13219 (2022) - 2021
- [c41]Marcelo Orenes-Vera, Aninda Manocha, David Wentzlaff, Margaret Martonosi:
AutoSVA: Democratizing Formal Verification of RTL Module Interactions. DAC 2021: 535-540 - [c40]Ang Li, David Wentzlaff:
PRGA: An Open-Source FPGA Research and Prototyping Framework. FPGA 2021: 127-137 - [i6]Marcelo Orenes-Vera, Aninda Manocha, David Wentzlaff, Margaret Martonosi:
AutoSVA: Democratizing Formal Verification of RTL Module Interactions. CoRR abs/2104.04003 (2021) - [i5]Yuchen Liu, David Wentzlaff, Sun-Yuan Kung:
Class-Discriminative CNN Compression. CoRR abs/2110.10864 (2021) - [i4]Yuchen Liu, Sun-Yuan Kung, David Wentzlaff:
Evolving Transferable Pruning Functions. CoRR abs/2110.10876 (2021) - 2020
- [j7]Jonathan Balkind, Ting-Jung Chang, Paul J. Jackson, Georgios Tziantzioulis, Ang Li, Fei Gao, Alexey Lavrov, Grigory Chirkov, Jinzheng Tu, Mohammad Shahrad, David Wentzlaff:
OpenPiton at 5: A Nexus for Open and Agile Hardware Design. IEEE Micro 40(4): 22-31 (2020) - [j6]Yuxuan Jiang, Mohammad Shahrad, David Wentzlaff, Danny H. K. Tsang, Carlee Joe-Wong:
Burstable Instances for Clouds: Performance Modeling, Equilibrium Analysis, and Revenue Maximization. IEEE/ACM Trans. Netw. 28(6): 2489-2502 (2020) - [c39]Jonathan Balkind, Katie Lim, Michael Schaffner, Fei Gao, Grigory Chirkov, Ang Li, Alexey Lavrov, Tri M. Nguyen, Yaosheng Fu, Florian Zaruba, Kunal Gulati, Luca Benini, David Wentzlaff:
BYOC: A "Bring Your Own Core" Framework for Heterogeneous-ISA Research. ASPLOS 2020: 699-714 - [c38]Ting-Jung Chang, Zhuozhi Yao, Barry P. Rand, David Wentzlaff:
Organic-Flow: An Open-Source Organic Standard Cell Library and Process Development Kit. DATE 2020: 49-54 - [c37]Ang Li, David Wentzlaff:
Cycle-Free FPGA Routing Graphs. FPGA 2020: 322 - [c36]Ang Li, Ting-Jung Chang, David Wentzlaff:
Automated Design of FPGAs Facilitated by Cycle-Free Routing. FPL 2020: 208-213 - [c35]Alexey Lavrov, David Wentzlaff:
HyperTRIO: Hyper-Tenant Translation of I/O Addresses. ISCA 2020: 487-500 - [c34]Mina Tahmasbi Arashloo, Alexey Lavrov, Manya Ghobadi, Jennifer Rexford, David Walker, David Wentzlaff:
Enabling Programmable Transport Protocols in High-Speed NICs. NSDI 2020: 93-109 - [i3]Yuchen Liu, David Wentzlaff, Sun-Yuan Kung:
Rethinking Class-Discrimination Based CNN Channel Pruning. CoRR abs/2004.14492 (2020)
2010 – 2019
- 2019
- [j5]Jonathan Balkind, Michael McKeown, Yaosheng Fu, Tri Minh Nguyen, Yanqi Zhou, Alexey Lavrov, Mohammad Shahrad, Adi Fuchs, Samuel Payne, Xiaohua Liang, Matthew Matl, David Wentzlaff:
OpenPiton: an open source hardware platform for your research. Commun. ACM 62(12): 79-87 (2019) - [c33]Katie Lim, Jonathan Balkind, David Wentzlaff:
JuxtaPiton: Enabling Heterogeneous-ISA Research with RISC-V and SPARC FPGA Soft-cores. FPGA 2019: 184 - [c32]Adi Fuchs, David Wentzlaff:
The Accelerator Wall: Limits of Chip Specialization. HPCA 2019: 1-14 - [c31]Yuxuan Jiang, Mohammad Shahrad, David Wentzlaff, Danny H. K. Tsang, Carlee Joe-Wong:
Burstable Instances for Clouds: Performance Modeling, Equilibrium Analysis, and Revenue Maximization. INFOCOM 2019: 1576-1584 - [c30]Fei Gao, Georgios Tziantzioulis, David Wentzlaff:
ComputeDRAM: In-Memory Compute Using Off-the-Shelf DRAMs. MICRO 2019: 100-113 - [c29]Mohammad Shahrad, Jonathan Balkind, David Wentzlaff:
Architectural Implications of Function-as-a-Service Computing. MICRO 2019: 1063-1075 - 2018
- [c28]Mohammad Shahrad, Arsalan Mosenia, Liwei Song, Mung Chiang, David Wentzlaff, Prateek Mittal:
Acoustic Denial of Service Attacks on Hard Disk Drives. ASHES@CCS 2018: 34-39 - [c27]Michael McKeown, Alexey Lavrov, Mohammad Shahrad, Paul J. Jackson, Yaosheng Fu, Jonathan Balkind, Tri Minh Nguyen, Katie Lim, Yanqi Zhou, David Wentzlaff:
Power and Energy Characterization of an Open Source 25-Core Manycore Processor. HPCA 2018: 762-775 - [c26]Adi Fuchs, David Wentzlaff:
Scaling Datacenter Accelerators with Compute-Reuse Architectures. ISCA 2018: 353-366 - [c25]Tri Minh Nguyen, Adi Fuchs, David Wentzlaff:
CABLE: A CAche-Based Link Encoder for Bandwidth-Starved Manycores. MICRO 2018: 312-325 - [c24]Tri Minh Nguyen, David Wentzlaff:
PiCL: A Software-Transparent, Persistent Cache Log for Nonvolatile Main Memory. MICRO 2018: 507-519 - [i2]Katie Lim, Jonathan Balkind, David Wentzlaff:
JuxtaPiton: Enabling Heterogeneous-ISA Research with RISC-V and SPARC FPGA Soft-cores. CoRR abs/1811.08091 (2018) - 2017
- [j4]Michael McKeown, Yaosheng Fu, Tri Minh Nguyen, Yanqi Zhou, Jonathan Balkind, Alexey Lavrov, Mohammad Shahrad, Samuel Payne, David Wentzlaff:
Piton: A Manycore Processor for Multitenant Clouds. IEEE Micro 37(2): 70-80 (2017) - [c23]Mohammad Shahrad, Cristian Klein, Liang Zheng, Mung Chiang, Erik Elmroth, David Wentzlaff:
Incentivizing self-capping to increase cloud utilization. SoCC 2017: 52-65 - [c22]Mohammad Shahrad, David Wentzlaff:
Towards Deploying Decommissioned Mobile Devices as Cheap Energy-Efficient Compute Nodes. HotCloud 2017 - [c21]Yanqi Zhou, Sameer Wagh, Prateek Mittal, David Wentzlaff:
Camouflage: Memory Traffic Shaping to Mitigate Timing Attacks. HPCA 2017: 337-348 - [c20]Ting-Jung Chang, Zhuozhi Yao, Paul J. Jackson, Barry P. Rand, David Wentzlaff:
Architectural tradeoffs for biodegradable computing. MICRO 2017: 706-717 - [i1]Mohammad Shahrad, Arsalan Mosenia, Liwei Song, Mung Chiang, David Wentzlaff, Prateek Mittal:
Acoustic Denial of Service Attacks on HDDs. CoRR abs/1712.07816 (2017) - 2016
- [c19]Jonathan Balkind, Michael McKeown, Yaosheng Fu, Tri Minh Nguyen, Yanqi Zhou, Alexey Lavrov, Mohammad Shahrad, Adi Fuchs, Samuel Payne, Xiaohua Liang, Matthew Matl, David Wentzlaff:
OpenPiton: An Open Source Manycore Research Framework. ASPLOS 2016: 217-232 - [c18]Mohammad Shahrad, David Wentzlaff:
Availability Knob: Flexible User-Defined Availability in the Cloud. SoCC 2016: 42-56 - [c17]Michael McKeown, Yaosheng Fu, Tri Minh Nguyen, Yanqi Zhou, Jonathan Balkind, Alexey Lavrov, Mohammad Shahrad, Samuel Payne, David Wentzlaff:
Piton: A 25-core academic manycore research processor. Hot Chips Symposium 2016: 1-38 - [c16]Yanqi Zhou, David Wentzlaff:
MITTS: Memory Inter-arrival Time Traffic Shaping. ISCA 2016: 532-544 - [c15]Yanqi Zhou, Henry Hoffmann, David Wentzlaff:
CASH: Supporting IaaS Customers with a Sub-core Configurable Architecture. ISCA 2016: 682-694 - 2015
- [c14]Tri Minh Nguyen, David Wentzlaff:
MORC: a manycore-oriented compressed cache. MICRO 2015: 76-88 - [c13]Yaosheng Fu, Tri Minh Nguyen, David Wentzlaff:
Coherence domain restriction on large scale systems. MICRO 2015: 686-698 - 2014
- [c12]Yanqi Zhou, David Wentzlaff:
The sharing architecture: sub-core configurability for IaaS clouds. ASPLOS 2014: 559-574 - [c11]Yaosheng Fu, David Wentzlaff:
PriME: A parallel and distributed simulator for thousand-core chips. ISPASS 2014: 116-125 - [c10]Michael McKeown, Jonathan Balkind, David Wentzlaff:
Execution Drafting: Energy Efficiency through Computation Deduplication. MICRO 2014: 432-444 - 2012
- [b1]David Wentzlaff:
Distributed data structure for factored operating systems. Massachusetts Institute of Technology, Cambridge, MA, USA, 2012 - [c9]Lamia Youseff, Nathan Beckmann, Harshad Kasture, Charles Gruenwald III, David Wentzlaff, Anant Agarwal:
The case for elastic operating system services in fos. DAC 2012: 265-270 - [c8]David Wentzlaff, Christopher J. Jackson, Patrick Griffin, Anant Agarwal:
Configurable fine-grain protection for multicore processor virtualization. ISCA 2012: 464-475 - 2010
- [c7]David Wentzlaff, Charles Gruenwald III, Nathan Beckmann, Kevin Modzelewski, Adam Belay, Lamia Youseff, Jason E. Miller, Anant Agarwal:
An operating system for multicore and clouds: mechanisms and implementation. SoCC 2010: 3-14 - [c6]Henry Hoffmann, David Wentzlaff, Anant Agarwal:
Remote Store Programming. HiPEAC 2010: 3-17
2000 – 2009
- 2009
- [j3]David Wentzlaff, Anant Agarwal:
Factored operating systems (fos): the case for a scalable operating system for multicores. ACM SIGOPS Oper. Syst. Rev. 43(2): 76-85 (2009) - [p1]Michael B. Taylor, Walter Lee, Jason E. Miller, David Wentzlaff, Ian Bratt, Ben Greenwald, Henry Hoffmann, Paul R. Johnson, Jason Sungtae Kim, James Psota, Arvind Saraf, Nathan Shnidman, Volker Strumpen, Matthew I. Frank, Saman P. Amarasinghe, Anant Agarwal:
Tiled Multicore Processors. Multicore Processors and Systems 2009: 1-33 - 2008
- [c5]Shane Bell, Bruce Edwards, John Amann, Rich Conlin, Kevin Joyce, Vince Leung, John MacKay, Mike Reif, Liewei Bao, John F. Brown III, Matthew Mattina, Chyi-Chang Miao, Carl Ramey, David Wentzlaff, Walker Anderson, Ethan Berger, Nat Fairbanks, Durlov Khan, Froilan Montenegro, Jay Stickney, John Zook:
TILE64 - Processor: A 64-Core SoC with Mesh Interconnect. ISSCC 2008: 88-89 - 2007
- [j2]David Wentzlaff, Patrick Griffin, Henry Hoffmann, Liewei Bao, Bruce Edwards, Carl Ramey, Matthew Mattina, Chyi-Chang Miao, John F. Brown III, Anant Agarwal:
On-Chip Interconnection Architecture of the Tile Processor. IEEE Micro 27(5): 15-31 (2007) - 2006
- [c4]David Wentzlaff, Anant Agarwal:
Constructing Virtual Architectures on a Tiled Processor. CGO 2006: 173-184 - 2004
- [c3]David Wentzlaff, Anant Agarwal:
A Quantitative Comparison of Reconfigurable, Tiled, and Conventional Architectures on Bit-Level Computation. FCCM 2004: 289-290 - [c2]Michael B. Taylor, Walter Lee, Jason E. Miller, David Wentzlaff, Ian Bratt, Ben Greenwald, Henry Hoffmann, Paul R. Johnson, Jason Sungtae Kim, James Psota, Arvind Saraf, Nathan Shnidman, Volker Strumpen, Matthew I. Frank, Saman P. Amarasinghe, Anant Agarwal:
Evaluation of the Raw Microprocessor: An Exposed-Wire-Delay Architecture for ILP and Streams. ISCA 2004: 2-13 - 2003
- [c1]Jason Sungtae Kim, Michael Bedford Taylor, Jason E. Miller, David Wentzlaff:
Energy characterization of a tiled architecture processor with on-chip networks. ISLPED 2003: 424-427 - 2002
- [j1]Michael B. Taylor, Jason Sungtae Kim, Jason E. Miller, David Wentzlaff, Fae Ghodrat, Ben Greenwald, Henry Hoffmann, Paul R. Johnson, Jae W. Lee, Walter Lee, Albert Ma, Arvind Saraf, Mark Seneski, Nathan Shnidman, Volker Strumpen, Matthew I. Frank, Saman P. Amarasinghe, Anant Agarwal:
The Raw Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs. IEEE Micro 22(2): 25-35 (2002)
Coauthor Index
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from 
to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the 
of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from 
, 
, and 
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from 
.
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-09-25 00:47 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
