Wed, 01 Jan 2020 00:00:00 +0100

Reconfigurable on-chip interconnection networks for high performance embedded SoC design. J. Syst. Archit. 106: 101711 (2020)