Combined instruction and loop parallelism in array synthesis for FPGAs.

Mon, 01 Jan 2001 00:00:00 +0100

Steven Derrien, Sanjay V. Rajopadhye, Susmita Sur-Kolay:
Combined instruction and loop parallelism in array synthesis for FPGAs. ISSS 2001: 165-170