BibTeX records: Osman Allam

download as .bib file

@inproceedings{DBLP:conf/isca/CarlsonHAKE15,
  author    = {Trevor E. Carlson and
               Wim Heirman and
               Osman Allam and
               Stefanos Kaxiras and
               Lieven Eeckhout},
  editor    = {Deborah T. Marr and
               David H. Albonesi},
  title     = {The load slice core microarchitecture},
  booktitle = {Proceedings of the 42nd Annual International Symposium on Computer
               Architecture, Portland, OR, USA, June 13-17, 2015},
  pages     = {272--284},
  publisher = {{ACM}},
  year      = {2015},
  url       = {https://doi.org/10.1145/2749469.2750407},
  doi       = {10.1145/2749469.2750407},
  timestamp = {Tue, 06 Nov 2018 00:00:00 +0100},
  biburl    = {https://dblp.org/rec/conf/isca/CarlsonHAKE15.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/glvlsi/AllamEE12,
  author    = {Osman Allam and
               Stijn Eyerman and
               Lieven Eeckhout},
  editor    = {Erik Brunvard and
               Ken Stevens and
               Joseph R. Cavallaro and
               Tong Zhang},
  title     = {An efficient {CPI} stack counter architecture for superscalar processors},
  booktitle = {Great Lakes Symposium on {VLSI} 2012, GLSVLSI'12, Salt Lake City,
               UT, USA, May 3-4, 2012},
  pages     = {55--58},
  publisher = {{ACM}},
  year      = {2012},
  url       = {https://doi.org/10.1145/2206781.2206796},
  doi       = {10.1145/2206781.2206796},
  timestamp = {Tue, 06 Nov 2018 00:00:00 +0100},
  biburl    = {https://dblp.org/rec/conf/glvlsi/AllamEE12.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/vlsisp/SutterARVCAM10,
  author    = {Bjorn De Sutter and
               Osman Allam and
               Praveen Raghavan and
               Roeland Vandebriel and
               Hans Cappelle and
               Tom Vander Aa and
               Bingfeng Mei},
  title     = {An Efficient Memory Organization for High-ILP Inner Modem Baseband
               {SDR} Processors},
  journal   = {J. Signal Process. Syst.},
  volume    = {61},
  number    = {2},
  pages     = {157--179},
  year      = {2010},
  url       = {https://doi.org/10.1007/s11265-009-0412-x},
  doi       = {10.1007/s11265-009-0412-x},
  timestamp = {Thu, 12 Mar 2020 00:00:00 +0100},
  biburl    = {https://dblp.org/rec/journals/vlsisp/SutterARVCAM10.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/date/BougardSRNADP08,
  author    = {Bruno Bougard and
               Bjorn De Sutter and
               Sebastien Rabou and
               David Novo and
               Osman Allam and
               Steven Dupont and
               Liesbet Van der Perre},
  editor    = {Donatella Sciuto},
  title     = {A Coarse-Grained Array based Baseband Processor for 100Mbps+ Software
               Defined Radio},
  booktitle = {Design, Automation and Test in Europe, {DATE} 2008, Munich, Germany,
               March 10-14, 2008},
  pages     = {716--721},
  publisher = {{ACM}},
  year      = {2008},
  url       = {https://doi.org/10.1109/DATE.2008.4484763},
  doi       = {10.1109/DATE.2008.4484763},
  timestamp = {Tue, 29 Dec 2020 00:00:00 +0100},
  biburl    = {https://dblp.org/rec/conf/date/BougardSRNADP08.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}
a service of Schloss Dagstuhl - Leibniz Center for Informatics