P. Glenn Gulak

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Kerry S. Lowe

> Home > Persons > P. Glenn Gulak

Publications

1998
[j16]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/LoweG98
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/LoweG98
Kerry S. Lowe, P. Glenn Gulak:
A joint gate sizing and buffer insertion method for optimizing delay and power in CMOS and BiCMOS combinational logic. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 17(5): 419-434 (1998)
1994
[c7]
- view
  - electronic edition @ acm.org
  - details & citations
- export record
  dblp key:
  - conf/eurodac/LoweG94
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/eurodac/LoweG94
Kerry S. Lowe, P. Glenn Gulak:
A unified discrete gate sizing/cell library optimization method for design and analysis of delay minimized CMOS and BiCMOS circuits. EURO-DAC 1994: 42-47
1993
[c5]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/LoweG93
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/LoweG93
Kerry S. Lowe, P. Glenn Gulak:
Gate sizing and buffer insertion for optimizing performance in power constrained BiCMOS circuits. ICCAD 1993: 216-219

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.