BibTeX record conf/iscas/PandeyDMG08

download as .bib file

@inproceedings{DBLP:conf/iscas/PandeyDMG08,
  author       = {Sujan Pandey and
                  Rolf Drechsler and
                  Tudor Murgan and
                  Manfred Glesner},
  title        = {Process variations aware robust on-chip bus architecture synthesis
                  for MPSoCs},
  booktitle    = {International Symposium on Circuits and Systems {(ISCAS} 2008), 18-21
                  May 2008, Sheraton Seattle Hotel, Seattle, Washington, {USA}},
  pages        = {2989--2992},
  publisher    = {{IEEE}},
  year         = {2008},
  url          = {https://doi.org/10.1109/ISCAS.2008.4542086},
  doi          = {10.1109/ISCAS.2008.4542086},
  timestamp    = {Wed, 16 Oct 2019 14:14:49 +0200},
  biburl       = {https://dblp.org/rec/conf/iscas/PandeyDMG08.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.