BibTeX record conf/iscas/ZhangWLZ13

download as .bib file

@inproceedings{DBLP:conf/iscas/ZhangWLZ13,
  author       = {Junneng Zhang and
                  Chao Wang and
                  Xi Li and
                  Xuehai Zhou},
  title        = {{FPGA} implementation of a scheduler supporting parallel dataflow
                  execution},
  booktitle    = {2013 {IEEE} International Symposium on Circuits and Systems (ISCAS2013),
                  Beijing, China, May 19-23, 2013},
  pages        = {1216--1219},
  publisher    = {{IEEE}},
  year         = {2013},
  url          = {https://doi.org/10.1109/ISCAS.2013.6572071},
  doi          = {10.1109/ISCAS.2013.6572071},
  timestamp    = {Wed, 16 Oct 2019 14:14:49 +0200},
  biburl       = {https://dblp.org/rec/conf/iscas/ZhangWLZ13.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.