BibTeX record conf/isscc/SakoWNSMFKNMKTS15

• > Home > conf/isscc/SakoWNSMFKNMKTS15

@inproceedings{DBLP:conf/isscc/SakoWNSMFKNMKTS15,
  author       = {Mario Sako and
                  Yoshihisa Watanabe and
                  Takao Nakajima and
                  Jumpei Sato and
                  Kazuyoshi Muraoka and
                  Masaki Fujiu and
                  Fumihiro Kouno and
                  Michio Nakagawa and
                  Masami Masuda and
                  Koji Kato and
                  Yuri Terada and
                  Yuki Shimizu and
                  Mitsuaki Honma and
                  Akihiro Imamoto and
                  Tomoko Araya and
                  Hayato Konno and
                  Takuya Okanaga and
                  Tomofumi Fujimura and
                  Xiaoqing Wang and
                  Mai Muramoto and
                  Masahiro Kamoshida and
                  Masatoshi Kohno and
                  Yoshinao Suzuki and
                  Tomoharu Hashiguchi and
                  Tsukasa Kobayashi and
                  Masashi Yamaoka and
                  Ryuji Yamashita},
  title        = {7.1 {A} low-power 64Gb {MLC} NAND-flash memory in 15nm {CMOS} technology},
  booktitle    = {2015 {IEEE} International Solid-State Circuits Conference, {ISSCC}
                  2015, Digest of Technical Papers, San Francisco, CA, USA, February
                  22-26, 2015},
  pages        = {1--3},
  publisher    = {{IEEE}},
  year         = {2015},
  url          = {https://doi.org/10.1109/ISSCC.2015.7062959},
  doi          = {10.1109/ISSCC.2015.7062959},
  timestamp    = {Wed, 16 Oct 2019 14:14:55 +0200},
  biburl       = {https://dblp.org/rec/conf/isscc/SakoWNSMFKNMKTS15.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}