BibTeX record conf/parelec/PierzchlewskiSNRW06

download as .bib file

@inproceedings{DBLP:conf/parelec/PierzchlewskiSNRW06,
  author       = {Jacek Pierzchlewski and
                  Pawel Sniatala and
                  Blazej Nowakowski and
                  Andrzej Rybarczyk and
                  Wojciech Wencel},
  title        = {{FPGA} Chip as a System Master for Hardware Aided Parallel Computing},
  booktitle    = {Fifth International Conference on Parallel Computing in Electrical
                  Engineering {(PARELEC} 2006), 13-17 September 2006, Bialystok, Poland},
  pages        = {220--226},
  publisher    = {{IEEE} Computer Society},
  year         = {2006},
  url          = {https://doi.org/10.1109/PARELEC.2006.39},
  doi          = {10.1109/PARELEC.2006.39},
  timestamp    = {Thu, 23 Mar 2023 23:59:38 +0100},
  biburl       = {https://dblp.org/rec/conf/parelec/PierzchlewskiSNRW06.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.