BibTeX record conf/vlsic/AndersKMSSAHK18

download as .bib file

@inproceedings{DBLP:conf/vlsic/AndersKMSSAHK18,
  author       = {Mark A. Anders and
                  Himanshu Kaul and
                  Sanu Mathew and
                  Vikram B. Suresh and
                  Sudhir Satpathy and
                  Amit Agarwal and
                  Steven Hsu and
                  Ram Krishnamurthy},
  title        = {2.9TOPS/W Reconfigurable Dense/Sparse Matrix-Multiply Accelerator
                  with Unified {INT8/INTI6/FP16} Datapath in 14NM Tri-Gate {CMOS}},
  booktitle    = {2018 {IEEE} Symposium on {VLSI} Circuits, Honolulu, HI, USA, June
                  18-22, 2018},
  pages        = {39--40},
  publisher    = {{IEEE}},
  year         = {2018},
  url          = {https://doi.org/10.1109/VLSIC.2018.8502333},
  doi          = {10.1109/VLSIC.2018.8502333},
  timestamp    = {Fri, 25 Feb 2022 16:33:49 +0100},
  biburl       = {https://dblp.org/rec/conf/vlsic/AndersKMSSAHK18.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.