BibTeX record conf/vlsic/MatsunagaMHKIEO12

• > Home > conf/vlsic/MatsunagaMHKIEO12

@inproceedings{DBLP:conf/vlsic/MatsunagaMHKIEO12,
  author       = {Shoun Matsunaga and
                  Sadahiko Miura and
                  Hiroaki Honjou and
                  Keizo Kinoshita and
                  Shoji Ikeda and
                  Tetsuo Endoh and
                  Hideo Ohno and
                  Takahiro Hanyu},
  title        = {A 3.14 um\({}^{\mbox{2}}\) 4T-2MTJ-cell fully parallel {TCAM} based
                  on nonvolatile logic-in-memory architecture},
  booktitle    = {Symposium on {VLSI} Circuits, {VLSIC} 2012, Honolulu, HI, USA, June
                  13-15, 2012},
  pages        = {44--45},
  publisher    = {{IEEE}},
  year         = {2012},
  url          = {https://doi.org/10.1109/VLSIC.2012.6243781},
  doi          = {10.1109/VLSIC.2012.6243781},
  timestamp    = {Sun, 02 Oct 2022 16:16:55 +0200},
  biburl       = {https://dblp.org/rec/conf/vlsic/MatsunagaMHKIEO12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}