BibTeX record conf/vlsid/ChenLYW06

download as .bib file

@inproceedings{DBLP:conf/vlsid/ChenLYW06,
  author       = {Jun Chen and
                  Rong Luo and
                  Huazhong Yang and
                  Hui Wang},
  title        = {A Low Power ROM-Less Direct Digital Frequency Synthesizer with Preset
                  Value Pipelined Accumulator},
  booktitle    = {19th International Conference on {VLSI} Design {(VLSI} Design 2006),
                  3-7 January 2006, Hyderabad, India},
  pages        = {377--380},
  publisher    = {{IEEE} Computer Society},
  year         = {2006},
  url          = {https://doi.org/10.1109/VLSID.2006.15},
  doi          = {10.1109/VLSID.2006.15},
  timestamp    = {Fri, 24 Mar 2023 00:03:59 +0100},
  biburl       = {https://dblp.org/rec/conf/vlsid/ChenLYW06.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.