BibTeX record journals/jcsc/PoornimaB17

download as .bib file

@article{DBLP:journals/jcsc/PoornimaB17,
  author       = {N. Poornima and
                  V. S. Kanchana Bhaaskaran},
  title        = {Design and Implementation of 32-Bit High Valency Jackson Adders},
  journal      = {J. Circuits Syst. Comput.},
  volume       = {26},
  number       = {7},
  pages        = {1750123:1--1750123:18},
  year         = {2017},
  url          = {https://doi.org/10.1142/S0218126617501237},
  doi          = {10.1142/S0218126617501237},
  timestamp    = {Tue, 25 Aug 2020 16:57:06 +0200},
  biburl       = {https://dblp.org/rec/journals/jcsc/PoornimaB17.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.