BibTeX record journals/jssc/BaePISLKKPPLBMH08

• > Home > journals/jssc/BaePISLKKPPLBMH08

@article{DBLP:journals/jssc/BaePISLKKPPLBMH08,
  author       = {Seung{-}Jun Bae and
                  Kwang{-}Il Park and
                  Jeong{-}Don Ihm and
                  Ho{-}Young Song and
                  Woo{-}Jin Lee and
                  Hyun{-}Jin Kim and
                  Kyoung{-}Ho Kim and
                  Yoon{-}Sik Park and
                  Min{-}Sang Park and
                  Hong{-}Kyong Lee and
                  Sam{-}Young Bang and
                  Gil{-}Shin Moon and
                  Seokwon Hwang and
                  Young{-}Chul Cho and
                  Sang{-}Jun Hwang and
                  Dae{-}Hyun Kim and
                  Ji{-}Hoon Lim and
                  Jae{-}Sung Kim and
                  Sunghoon Kim and
                  Seong{-}Jin Jang and
                  Joo{-}Sun Choi and
                  Young{-}Hyun Jun and
                  Kinam Kim and
                  Soo{-}In Cho},
  title        = {An 80 nm 4 Gb/s/pin 32 bit 512 Mb {GDDR4} Graphics {DRAM} With Low
                  Power and Low Noise Data Bus Inversion},
  journal      = {{IEEE} J. Solid State Circuits},
  volume       = {43},
  number       = {1},
  pages        = {121--131},
  year         = {2008},
  url          = {https://doi.org/10.1109/JSSC.2007.908002},
  doi          = {10.1109/JSSC.2007.908002},
  timestamp    = {Tue, 29 Jun 2021 14:27:24 +0200},
  biburl       = {https://dblp.org/rec/journals/jssc/BaePISLKKPPLBMH08.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}