BibTeX record journals/jssc/UpadhyayaPLCRZN19

• > Home > journals/jssc/UpadhyayaPLCRZN19

@article{DBLP:journals/jssc/UpadhyayaPLCRZN19,
  author       = {Parag Upadhyaya and
                  Chi Fung Poon and
                  Siok{-}Wei Lim and
                  Junho Cho and
                  Arianne Roldan and
                  Wenfeng Zhang and
                  Jin Namkoong and
                  Toan Pham and
                  Bruce Xu and
                  Winson Lin and
                  Hongtao Zhang and
                  Nakul Narang and
                  Kee Hian Tan and
                  Geoff Zhang and
                  Yohan Frans and
                  Ken Chang},
  title        = {A Fully Adaptive 19-58-Gb/s {PAM-4} and 9.5-29-Gb/s {NRZ} Wireline
                  Transceiver With Configurable {ADC} in 16-nm FinFET},
  journal      = {{IEEE} J. Solid State Circuits},
  volume       = {54},
  number       = {1},
  pages        = {18--28},
  year         = {2019},
  url          = {https://doi.org/10.1109/JSSC.2018.2875091},
  doi          = {10.1109/JSSC.2018.2875091},
  timestamp    = {Thu, 30 Sep 2021 15:01:30 +0200},
  biburl       = {https://dblp.org/rec/journals/jssc/UpadhyayaPLCRZN19.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}