"A 3D multi-layer CMOS-RRAM accelerator for neural network."

Hantao Huang et al. (2016)

> Home

Details and statistics

DOI: 10.1109/3DIC.2016.7970014

access: closed

type: Conference or Workshop Paper

metadata version: 2024-08-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/3dic/HuangNWYWCH16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/3dic/HuangNWYWCH16
Hantao Huang, Leibin Ni, Yuhao Wang, Hao Yu, Zongwei Wang, Yimao Cai, Ru Huang:
A 3D multi-layer CMOS-RRAM accelerator for neural network. 3DIC 2016: 1-5

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.