"POSTER: Design Space Exploration for Performance Optimization of Deep ..."

Swagath Venkataramani et al. (2017)

> Home

Details and statistics

DOI: 10.1109/PACT.2017.39

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/IEEEpact/VenkataramaniCS17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/IEEEpact/VenkataramaniCS17
Swagath Venkataramani, Jungwook Choi, Vijayalakshmi Srinivasan, Kailash Gopalakrishnan, Leland Chang:
POSTER: Design Space Exploration for Performance Optimization of Deep Neural Networks on Shared Memory Accelerators. PACT 2017: 146-147

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.