"A 3.5/7.0/14-Gb/s multi-rate clock and data recovery circuit with a ..."

Ki-Hyun Pyun, Dae Hyun Kwon, Woo-Young Choi (2016)

> Home

Details and statistics

DOI: 10.1109/APCCAS.2016.7803966

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/apccas/PyunKC16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/apccas/PyunKC16
Ki-Hyun Pyun, Dae Hyun Kwon, Woo-Young Choi:
A 3.5/7.0/14-Gb/s multi-rate clock and data recovery circuit with a multi-mode rotational binary phase detector. APCCAS 2016: 327-329

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.