"A Bandwidth-Tracking Self-Biased 5-to-2800 MHz Low-Jitter Clock Generator ..."

Naizao Zhong et al. (2018)

> Home

Details and statistics

DOI: 10.1109/APCCAS.2018.8605563

access: closed

type: Conference or Workshop Paper

metadata version: 2019-01-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/apccas/ZhongZSC18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/apccas/ZhongZSC18
Naizao Zhong, Runxi Zhang, Chunqi Shi, Jinghong Chen:
A Bandwidth-Tracking Self-Biased 5-to-2800 MHz Low-Jitter Clock Generator in 55nm CMOS. APCCAS 2018: 57-60

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.