"Design and Validation of a FPGA-Based HIL Simulator for Minimum Losses ..."

Giuseppe Galioto, Antonino Sferlazza, Giuseppe Costantino Giaconia (2020)

Details and statistics

DOI: 10.1007/978-3-030-66729-0_18

access: closed

type: Conference or Workshop Paper

metadata version: 2022-04-09

a service of  Schloss Dagstuhl - Leibniz Center for Informatics