"A 12-bit 800MS/s pipelined A/D converter."

Haoran Wang, Fule Li (2021)

Details and statistics

DOI: 10.1109/ASICON52560.2021.9620237

access: closed

type: Conference or Workshop Paper

metadata version: 2021-12-06

a service of  Schloss Dagstuhl - Leibniz Center for Informatics