"Highly Efficient Modulo Loop Pipeline For High Level Synthesis."

Chang Wu, Jundong Xie, Kexin Wang (2021)

Details and statistics

DOI: 10.1109/ASICON52560.2021.9620276

access: closed

type: Conference or Workshop Paper

metadata version: 2021-12-06

a service of  Schloss Dagstuhl - Leibniz Center for Informatics