Stop the war!
Остановите войну!
for scientists:
default search action
"A fast HDL model for full-custom FPGA verification."
Kaixuan Zhang, Zhihua Feng, Hao Zhou (2017)
- Kaixuan Zhang, Zhihua Feng, Hao Zhou:
A fast HDL model for full-custom FPGA verification. ASICON 2017: 989-992
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.