"Design space exploration for minimizing multi-project wafer production cost."

Rung-Bin Lin et al. (2006)

> Home

Details and statistics

DOI: 10.1109/ASPDAC.2006.1594781

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/LinWTKLT06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/LinWTKLT06
Rung-Bin Lin, Meng-Chiou Wu, Wei-Chiu Tseng, Ming-Hsine Kuo, Tsai-Ying Lin, Shr-Cheng Tsai:
Design space exploration for minimizing multi-project wafer production cost. ASP-DAC 2006: 783-788

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.