"Robust on-chip bus architecture synthesis for MPSoCs under random tasks ..."

Sujan Pandey, Rolf Drechsler (2008)

> Home

Details and statistics

DOI: 10.1109/ASPDAC.2008.4484022

access: closed

type: Conference or Workshop Paper

metadata version: 2019-06-02

- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/PandeyD08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/PandeyD08
Sujan Pandey, Rolf Drechsler:
Robust on-chip bus architecture synthesis for MPSoCs under random tasks arrival. ASP-DAC 2008: 601-606

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.