"Power consumption in CMOS combinational logic blocks at high frequencies."

Sri Parameswaran, Hui Guo (1997)

> Home

Details and statistics

DOI: 10.1109/ASPDAC.1997.600117

access: closed

type: Conference or Workshop Paper

metadata version: 2025-03-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/aspdac/ParameswaranG97
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/ParameswaranG97
Sri Parameswaran, Hui Guo:
Power consumption in CMOS combinational logic blocks at high frequencies. ASP-DAC 1997: 195-200

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.