"A novel si-tunnel FET based SRAM design for ultra low-power 0.3V ..."

Jawar Singh et al. (2010)

Details and statistics

DOI: 10.1109/ASPDAC.2010.5419897

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

a service of  Schloss Dagstuhl - Leibniz Center for Informatics