"Area recovery under depth constraint by Cut Substitution for technology ..."

Taiga Takata, Yusuke Matsunaga (2008)

> Home

Details and statistics

DOI: 10.1109/ASPDAC.2008.4483928

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/TakataM08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/TakataM08
Taiga Takata, Yusuke Matsunaga:
Area recovery under depth constraint by Cut Substitution for technology mapping for LUT-based FPGAs. ASP-DAC 2008: 144-147

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.