"A 64-Kb 0.37V 28nm 10T-SRAM with mixed-Vth read-port and boosted WL scheme ..."

Hidehiro Fujiwara et al. (2016)
a service of Schloss Dagstuhl - Leibniz Center for Informatics