"A 28-Gb/s 4.5-pJ/bit transceiver with 1-tap decision feedback equalizer in ..."

Hiroki Miyaoka et al. (2015)

> Home

Details and statistics

DOI: 10.1109/ASSCC.2015.7387468

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/asscc/MiyaokaTKKMSKAI15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/asscc/MiyaokaTKKMSKAI15
Hiroki Miyaoka, Futoshi Terasawa, Masahiro Kudo, Hideki Kano, Atsushi Matsuda, Noriaki Shirai, Shigeaki Kawai, Tomoyuki Arai, Yutaka Ide, Kazuhiro Terashima, Hirohito Higashi, Tomokazu Higuchi, Naoaki Naka:
A 28-Gb/s 4.5-pJ/bit transceiver with 1-tap decision feedback equalizer in 28-nm CMOS. A-SSCC 2015: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.