"A Design Framework for Asynchronous/Synchronous Circuits Based on CHP to ..."

Marc Renaudin, Pascal Vivet, Frédéric Robin (1999)

> Home

Details and statistics

DOI: 10.1109/ASYNC.1999.761529

access: closed

type: Conference or Workshop Paper

metadata version: 2024-05-07

- view
  authority control:
- export record
  dblp key:
  - conf/async/RenaudinVR99
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/async/RenaudinVR99
Marc Renaudin, Pascal Vivet, Frédéric Robin:
A Design Framework for Asynchronous/Synchronous Circuits Based on CHP to VHDL Translation. ASYNC 1999: 135-144

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.