"Transistor Level Timing Analysis Considering Multiple Inputs Simultaneous ..."

Zhentao Li, Shuming Chen (2007)

> Home

Details and statistics

DOI: 10.1109/CADCG.2007.4407901

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/cadgraphics/LiC07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cadgraphics/LiC07
Zhentao Li, Shuming Chen:
Transistor Level Timing Analysis Considering Multiple Inputs Simultaneous Switching. CAD/Graphics 2007: 315-320

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.