"Fast & Energy Efficient Binary to BCD Converter with Complement Based ..."

Ashish Joshi et al. (2019)

> Home

Details and statistics

DOI: 10.1109/CCWC.2019.8666566

access: closed

type: Conference or Workshop Paper

metadata version: 2020-03-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ccwc/JoshiRLN19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ccwc/JoshiRLN19
Ashish Joshi, Srirathan Rangisetti, Priyanka Lohray, Tooraj Nikoubin:
Fast & Energy Efficient Binary to BCD Converter with Complement Based Logic Design (CBLD) for BCD Multipliers. CCWC 2019: 426-434

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.