"FPGA acceleration of deep reinforcement learning using on-chip replay ..."

Yuan Meng, Chi Zhang, Viktor K. Prasanna (2022)

> Home

Details and statistics

DOI: 10.1145/3528416.3530227

access: closed

type: Conference or Workshop Paper

metadata version: 2024-08-28

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/cf/MengZP22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cf/MengZP22
Yuan Meng, Chi Zhang, Viktor K. Prasanna:
FPGA acceleration of deep reinforcement learning using on-chip replay management. CF 2022: 40-48

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.