"An approach to Verilog-VHDL interoperability for synchronous designs."

Dominique Borrione, F. Vestman, H. Bouamama (1997)

> Home

Details and statistics

DOI: —

access: unavailable

type: Conference or Workshop Paper

metadata version: 2003-01-03

- no documents available
- export record
  dblp key:
  - conf/charme/BorrioneVB97
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/charme/BorrioneVB97
Dominique Borrione, F. Vestman, H. Bouamama:
An approach to Verilog-VHDL interoperability for synchronous designs. CHARME 1997: 65-87

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.