"High-Level Modelling, Analysis, and Verification on FPGA-Based Hardware ..."

Petr Matousek, Ales Smrcka, Tomás Vojnar (2005)

> Home

Details and statistics

DOI: 10.1007/11560548_34

access: open

type: Conference or Workshop Paper

metadata version: 2022-10-02

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - conf/charme/MatousekSV05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/charme/MatousekSV05
Petr Matousek, Ales Smrcka, Tomás Vojnar:
High-Level Modelling, Analysis, and Verification on FPGA-Based Hardware Design. CHARME 2005: 371-375

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.