"Architectural Optimization for a 1.82Gbits/sec VLSI Implementation of the ..."

Henry Kuo, Ingrid Verbauwhede (2001)

> Home

Details and statistics

DOI: 10.1007/3-540-44709-1_6

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ches/KuoV01
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ches/KuoV01
Henry Kuo, Ingrid Verbauwhede:
Architectural Optimization for a 1.82Gbits/sec VLSI Implementation of the AES Rijndael Algorithm. CHES 2001: 51-64

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.