"A 12 Gbps DES Encryptor/Decryptor Core in an FPGA."

Steven Trimberger, Raymond Pang, Amit Singh (2000)

> Home

Details and statistics

DOI: 10.1007/3-540-44499-8_11

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ches/TrimbergerPS00
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ches/TrimbergerPS00
Steven Trimberger, Raymond Pang, Amit Singh:
A 12 Gbps DES Encryptor/Decryptor Core in an FPGA. CHES 2000: 156-163

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.