"Custom 6-R, 2- or 4-W multi-port register files in an ASIC SOC with a DVFS ..."

Henry Hsieh et al. (2015)

> Home

Details and statistics

DOI: 10.1109/CICC.2015.7338445

access: closed

type: Conference or Workshop Paper

metadata version: 2021-01-13

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/cicc/HsiehDLKTYHWH15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/HsiehDLKTYHWH15
Henry Hsieh, Sang H. Dhong, Cheng-Chung Lin, Ming-Zhang Kuo, Kuo-Feng Tseng, Ping-Lin Yang, Kevin Huang, Min-Jer Wang, Wei Hwang:
Custom 6-R, 2- or 4-W multi-port register files in an ASIC SOC with a DVFS window of 0.5 V, 130 MHz to 0.96 V, 3.2 GHz in a 28-nm HKMG CMOS technology. CICC 2015: 1-3

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.