"A 1.0 V 40mW 10b 100MS/s pipeline ADC in 90nm CMOS."

Hirotomo Ishii, Ken Tanabe, Tetsuya Iida (2005)

> Home

Details and statistics

DOI: 10.1109/CICC.2005.1568688

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/cicc/IshiiTI05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/IshiiTI05
Hirotomo Ishii, Ken Tanabe, Tetsuya Iida:
A 1.0 V 40mW 10b 100MS/s pipeline ADC in 90nm CMOS. CICC 2005: 395-398

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.