"A 10-Gb/s CMOS clock and data recovery circuit using a secondary ..."

Woogeun Rhee et al. (2003)

> Home

Details and statistics

DOI: 10.1109/CICC.2003.1249364

access: closed

type: Conference or Workshop Paper

metadata version: 2021-11-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/cicc/RheeARRBFGS03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/RheeARRBFGS03
Woogeun Rhee, Herschel A. Ainspan, Sergey V. Rylov, Alexander V. Rylyakov, Michael P. Beakes, Daniel J. Friedman, Sudhir M. Gowda, Mehmet Soyuer:
A 10-Gb/s CMOS clock and data recovery circuit using a secondary delay-locked loop. CICC 2003: 81-84

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.