"A 4-40 Gb/s PAM4 transmitter with output linearity optimization in 65 nm CMOS."

Xuqiang Zheng et al. (2017)

Details and statistics

DOI: 10.1109/CICC.2017.7993640

access: closed

type: Conference or Workshop Paper

metadata version: 2020-08-27

a service of  Schloss Dagstuhl - Leibniz Center for Informatics