"BluSTL: Controller Synthesis from Signal Temporal Logic Specifications."

Alexandre Donzé, Vasumathi Raman (2015)

Details and statistics

DOI: 10.29007/G39Q

access: open

type: Conference or Workshop Paper

metadata version: 2021-08-15

a service of  Schloss Dagstuhl - Leibniz Center for Informatics