"Integrated ISS and FPGA SoC HW/SW Co-verification environment design."

Xunying Zhang et al. (2008)

> Home

Details and statistics

DOI: 10.1109/CSCWD.2008.4537128

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/cscwd/ZhangHWS08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cscwd/ZhangHWS08
Xunying Zhang, Fei Hui, Qiang Wang, Xubang Shen:
Integrated ISS and FPGA SoC HW/SW Co-verification environment design. CSCWD 2008: 1071-1075

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.