"Hybrid-Timing FIFOs to Use on Networks-on-Chip in GALS Architectures."

Abbas Sheibanyrad, Alain Greiner (2007)

> Home

Details and statistics

DOI: —

access: unavailable

type: Conference or Workshop Paper

metadata version: 2007-12-12

- no documents available
- export record
  dblp key:
  - conf/csreaESA/SheibanyradG07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/csreaESA/SheibanyradG07
Abbas Sheibanyrad, Alain Greiner:
Hybrid-Timing FIFOs to Use on Networks-on-Chip in GALS Architectures. ESA 2007: 27-33

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.